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Abstract: The first results of applying art'rficial neural networks to defect detection on masks
and integrated circuits will be presented. The use of neural nets opens up the possibility of
developing rapid and problem-flexible inspection Systems. In this publication two different
models of neural nets - the Kohonen map and a feedforward-net using the backpropagation
learning algorithm - are discussed with regard to their applicability in pattern recognition for
inspection Systems by means of Simulation results.
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The rapid evolution in microelectronics leads to integrated circuits with
minimal structure sizes in the sub-um-range. Such fine geometrical structures
require complex and error free masks for patterning steps during the pro-
duction process . Mask defects can generate local defects on the chips and
can lead to functional failures or to a reduced l i fe t ime of the devices.
For reaching a satisfactory yield, it is necessary to inspect the photomasks
before using them in the production process. After fabricat ion an inspection
of the completed semiconducting devices is essential for keeping a high
quality Standard. In order to cope with decreasing structure sizes and in-
creasing complexity of patterns, automatic inspection Systems are called for
with advantages like computing speed, confident fai lure detection and economy.
Classical inspection Systems which are used in present fabrication processes
are based on comparing one chip pattern to another or to the design data
base [13. Both methods demand for substantial computing resources in
combination with the problem of a very accurate optical and mechanical
adjustment. Another disadvantage is the missing classification of the defects:
Differences are recognized indeed, but will not be interpreted äs fai lures or
A rather new approach is the use of artificial neural networks for defect
detection on masks. Advantages like high speed (because of the massively
parallel processing), adaptability on special problems, fault tolerance, and
cost reduction are expected. In the following first results of accomplished
research studies which point out the practical usefulness of two neural net-
work models in the area of static image recognition (specific application:
detection of mask faults) are presented and discussed.
1. Detection of mask defects
1.1 Recordlng technlques and occurlng problems
Defect recognition on masks and integrated circuits requires the recording
of mask and circuit data using light-optical or electron-microscopic tech-
niques (electron-beam scanning, X-ray scanning). Al l techniques use a kind
of beam (l ight , electrons) to scan the given picture spot by spot and record
the measured intensity values. The resolution of the scanning System depends
on the wavelength of the used radiation: The highest resolution working with
light-optical techniques is obtained by using hard X-rays. A typical scanning
result is shown in Figure 1.
The picture contains a portion of noise because of external fai lures ( l ike
strong lighting, shadows) and inaccurate recording techniques. These fa i lures
have to be intercepted by the inspection System.
The main problem is to differ between real failures and tolerable deviations.
The reduction of structure sizes in microelectronic devices leads to a necessary
detection of mask and circuit defects in the sub-(xm ränge.
1.2 Occuring failure classes
As shown in Figure 2, the possible types of fai lures can be devided into four
main fai lure classes: corner, edge, bridge, pinhole/-spot. The reliabil i ty and
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Figure 1: Half-tone picture: 512x512 pixel, resolution 8 bit.
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Figure 2: Failure classes and significant mask data
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functionality of integrated circuits depends on this fa i lures which can eff'ect
cut-offs , short circuits and reduction or enlargement of circuit structures.
Figure 2 also shows some significant data of the inspected mask: The minimal
detectable failure size is 0.2 um, the minimal structure size is l (im. This
leads to a resolution of S pixel/tim. The resolution of the inspection System
must be more than 4 or 5 times higher than the minimal structure size. By
using present light-optical techniques it is possible to reach a resolution of
100 nm, what corresponds to a minimal structure size of 0.4 [im.
1.3 Conventional techniques
The most common technique deals with comparing of one mask pattern to
another spot by spot. The result is only a list of differences but not a
classification of the failures. This classification has to be done afterwards
by the user himself. The main disadvantage of this technique is the required
high adjusting accuracy. Increasing reduction of structure sizes intensifies
this problem.
Another classical inspection technique is based on the verification of the
design rules. Here, violations will be interpreted äs possible failures. In
this case the main disadvantage is given by the fact that there might be
failures which are not design rule violations; these fai lures will not be
detected. On the other hand, this technique allows a higher adjust ing tolerance.
Both described techniques demand powerful computing resources for accept-
able performance with regard to processing time [1].
1.4 Expected advantages of uslng neural networks
By using neural networks the fol lowing advantages are expected in opposite
to conventional techniques:
- high performance by parallel data processing
- f lexibil i ty of the inspection Systems by learning capabili t ies
- insensibil i ty against disturbances (like noise, e.g. )
- high data reduction and good classification capabilities
Parallel data processing leads to real time pattern recognition which is
neccessary for powerful inspection Systems. In addition to this, neural nets
offer a higher f lexib i l i ty because of their ability to learn and therefore to
detect new patterns. This property is important especially for smaller structure
sizes.
2. Feed-forward Networks and Backpropagation
The most common used neural network architecture is a feed-forward
net (FFN) using the well known backpropagation learning algorithm [2].
Therefore, we tried to use this architecture and learning algorithm for
defect recognition äs well. The general working scheme is summarized in
Figure 3. After digitalizing the original mask data (Figure 1) small 8x8
pixel Windows are used äs input data to our feed-forward net. The net-
work was trained with some selected input patterns and the corresponding
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desired output patterns. We used different coding schemes for the Output
patterns, one of them is shown in Table 1. For example, this coding
scheme incorporates structual Information (see part b) in Table 1) in the
desired Output pattern.
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Figure 3: Working process of the feed-forward net
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Table 1: Coding technique: x=t for faulty pattern, x-0 for correct pattern
Before simulations we have to fix a couple of System parameters. First
of all the number of layers and the number of processing elments in each
layer have to be selected. So far we actually use a 3 layer and a 4 layer
configuration and variable number of processing elements per layer.
Then the parameters concerning the backpropagation learning algorithm
have to be determined, especially the learning step width s and the amount
of weight change per learning step a [2]. Last but not least the training set
and the number of t ra ining vectors have to be f ixed.
NetHork
Topology
3-Layer Net
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Input-
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Table 2: 3-layer net and 4-layer net;
oc=0.7, £=0.8, number of patterns = 5
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Concerning the number of layers our simulations have shown no remarkable
influence on System behaviour except an increasing number of necessary
training Steps for the 3 layer network in Order to get the same recognition
performance (Table 2). The number of processing elements per layer has in
contrary a perceivable impact on the convergence of the learning phase.
According to that an increasing number of processing elements do not
necessarily lead to a better System performance (Table 3).
NetHOrk Topo-
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Input-
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Table 3: Number of patterns = 5, <x=0.7, £=0.8
The learning Parameter E (learning step width) has a substantial inf luence
on the convergence behaviour during learning äs can be seen from Tables 4
and 5. A suitable choice of E leads to a faster convergence. The parameter
a influences the convergence behaviour äs well (Tables 4 and 5). The maximal
number of patterns successfully learned by our used network topologies was
25 and especially independent of the choice of the learning set. Further
Simulation results of the learning behaviour for d i f ferent parameter choices
and network topologies are given in Figures 3-5. All the simulations have
be done on a HP 9000 ( U n i x , C-language, MC 68030, SOMHz, 24 MB RAM).
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Table 4: Network topology äs net-Bl in Table 3
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Figure 5: Simulation results for net-Dl and net-D3
In summary, our results conf i rm the experience of many other research groups
dealing with the backpropagation learning rule. The main problem is a proper
choice of the network topology and the System Parameters for a given appli-
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cation. For our indendet application (defect recognition on masks and inte-
grated circuits) we have not succeeded in solving this Problem so far. Hence,
our first result are not very promising.
3 The self-organizing feature map
The self-organizing feature map consists of a two-dimensional array of
identical processing units. Each of this processing units stores a single
vector, where each vector component is connected to the corresponding
component of an external input vector. As a learning aigorithm we use the
Kohonen aigorithm [3],[4].
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Figure 8: Working process for the feature map
The working process can also be organized in four Segments äs seen in
Figure 8. In the first Step we fil ter out 16 x 16 pixels with 8 Bit resolution.
As the self-organizing feature map can not assign the learning pattern auto-
matically to the error classes, an expert has to do this work after training.
During the classification process, he choose different parts of the feature
map and assign these parts to the fa i lure classes in Table 6.
Code
B
1
l
3
4
5
Classification
no Error
Pinhale-Error
Pinspot-Error
Edge-Error
Corner-Error
Link-Error
Table 6: Failure classes
One problem of the self-organizing feature map is to find an optimal number
of processing units. The number is correlated with the number and differences
in the learning patterns. If we use not enough processing uni t s , the feature
map could not find some characteristics during the inspection process. If we
have to much processing units then the time grows up exponentialy during
the training and inspection process.
In the same way we have simulated the FFN, we have performed several
s imulat ions with d i f fe ren t numbers of processing uni ts (144, 196, 1024) and
patterns. Figure 10 denotes one good result . It shows for every processing
unit in the feature map the adapted 16x16 pattern mask. It can be seen that
similiar input patterns (in sence of the eukl id ian norm) are mapped to pro-
cessing units in the same region of the map. In Table 7 the learning and
inspection times for our Simulation program can be seen (HP 9000) .
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Table 7: Learning and inspection times
hO, bO: learning step and radius size at the beginning
hl, bl: learning step and radius size at the end
ni, nj: number of processing units in x and y direction [4]
During the inspection process we generate 16 x 16 pixel input patterns from
the orginal mask pictures. The user can choose an offset in x and y direction
in our Simulation program. After the generation the input pattern is classified
by the feature map.
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Figure 10: Weight vectors of the self-organizing feature map after learning.
Each weight vector represents a small 16 x 16 picture.
In our examination we could successful inspect masks automaticaly with the
knowledge of the feature map. Figure 11 shows a mask, which has been in-
spected with an offset x=y=8. If we use smaller offsets (e.g. x = y = 4 ) we detect
more errors, but the inspection time grows up. For a real-t ime inspection
System it is necessary to have special neural network hardware [5], 16].
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Figure 11: Result of an inspection process. Offset x-y-8. Errors are
marked with a frame.
4. Conclusion
In this paper two neural network models - the self-organizing feature map
and several feed-forward nets - have been analysed with regard to their
applicab i l i ty in defect recognition on microelectronic structures.
The Simulation results concerning the feed-forward nets have shown that the
training procedure will be more complicated with a rising complexity in the
number of patterns and input elements. The important question now is whether
the neural network model is generally unsuitable for the problem of defect
recognition or the selected parameters to be adjusted (number of hidden
elements, coding, . . .) prevent a satisfactory learning characteristic. Our
experiences and the appeared problems are similar to those of other research
groups.
On the other hand, the Simulation of Kohonen's algorithm have led to usefu l
results which are applicable for fai lure diagnosis. The Interpretation of the
Kohonen net have shown good generalization results so that noisy patterns
have been correctly classified. In fur ther examinations, modified learning pro-
cedures with different pattern codings äs well äs automatically assigning the
different parts of the feature map to the error classes wi l l be analysed.
Furthermore, we have to develop a "recognition measure", so that we can say
something about the recognition eff icency or qual i ty. Up to now other in-
spection System (see paragraph 1.3) could only show differences but they
cannot classify these differences. So that neural networks can be regardet a
useful addition to conventional inspection System at least.
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